

| Aeluros Press Release
Archive |
- Aeluros announces
industry’s first integrated EDC/10G PHY
for 10GBASE-LRM applications
Mar 1, 2006
- Aeluros wins challenging
line-card design with its 10G LAN/WAN
PHY
Feb 21, 2006
- Aeluros Integrates New
Features Into Industry’s Lowest-Power
10 Gbps PHY / SerDes
Jan 30, 2006
- Aeluros Establishes
Quality Leadership With ISO 9001:2000
Certification
August 8, 2005
- Aeluros Enables Lead-Free
10 Gigabit Ethernet Solutions with
RoHS-Compliant Green PHY Devices
June 6, 2005
- Aeluros Expands
Successful 10 Gbps PHY CMOS IC Family With
Introduction of WAN Support
March 7, 2005
- Aeluros to Demonstrate
its High-Performance, Low-Power, 10G-to-XAUI
Physical Layer (PHY) Devices at OFC/NFOEC
2005
March 7, 2005
- Aeluros Raises $10M
Series B Financing Round
October 18, 2004
- Aeluros Announces
Silicon-Proven Intellectual Property
Offerings for PCI Express, 3.0 Gbps Serial
ATA II, and XAUI
June 10, 2004
- Aeluros Named Among Top
Ten Most Likely to Succeed Semiconductor
Start-ups
December 15, 2003
- Aeluros Assembles
Broad-Based XFP Interoperability Verification
With Leading Solutions From Agilent
Technologies, Bookham, Finisar, Hitachi
Cable, Intel, JDS Uniphase, Opnext,
Picolight, Sumitomo Electric and Tyco
Electronics
December 8, 2003
- Bookham and Aeluros
Demonstrate Error-Free Interoperability
Across 10 Gbps XFP Transceiver
Interface
November 18, 2003
- Aeluros Announces Puma
AEL1002 XFP Evaluation Kit
October 2, 2003
- Aeluros Slashes IC Power
in Half with the Introduction of 10 Gbps
Serial Transceiver Device
April 21, 2003
- STATS and Aeluros Team Up
to Develop Low Cost Packaging Solution for 10
Gbps Applications
April 15, 2003
- Aeluros Unveils
High-Bandwidth Communications IC
Technology
November 4, 2002

|

|
| Aeluros Article
Archive |
- SiliconPipe Demonstrates
10G Sidewinder Performance
SiliconPipe, April 1, 2005
- An 800mW 10-Gigabit
Ethernet Transceiver in 0.13um CMOS
IEEE International Solid-State Circuits
Conference (ISSCC) 2004, February 17,
2004
- Package and
Test Environment Design for a 10 Gigabit
Ethernet Transceiver
DesignCon 2004, February 3, 2004
- Error-Correction
Coding for 10 Gbps Backplane
Transmission
DesignCon 2004, February 3, 2004
- Nassda’s Full-chip
Co-simulation Solution Adopted by Aeluros for
10 Gbps Physical Layer Devices
Nassda, February 2, 2004
- VentureWire Announces
Investors' Choice Award at
MicroVentures
VentureWire, December 18, 2003
- Aeluros Slips Into SerDes
Market
Light Reading, April 22, 2003
- Puma Targets Low-power,
10-Gbit Links
EE Times / CommsDesign, April 21,
2003
- Cool Runnings - Aeluros 10
Gbit/s Serial Transceiver Device Runs On Half
The Power Of Competition
analogZONE, April 21, 2003
- Aeluros Introduces
Industry's Lowest Power 10 Gbits/s Serial
Transceiver IC
Chip Center, April 21, 2003
- Aeluros Cuts IC Power in
Half with the Introduction of 10-Gbit/sec
Serial Transceiver Device
Lightwave, April 21, 2003
- STATS, Aeluros Fit 10 Gbps
Chip in PBGA
ElectronicNews, April 15, 2003
- 10 Gbps: Breaking Down the
System Design Issues
EETimes, January 27, 2003
- Serializer/Deserializer
Chips – CommsDesign
CommsDesign, December 2, 2002
- Aeluros Aims at High-Speed
CMOS
Light Reading, November 8, 2002

|
COPYRIGHT 2003, AELUROS INC. ALL RIGHTS
RESERVED
|
 |
|